This paper deals with a novel method for the ASIC design of fast squaring circuits. The main innovation here introduced resides in the way of generating partial products: the new technique is based on a 3-bit-scan without overlapped bits. Thus, it allows higher speed performances to be reached and lower power consumption to be achieved, with respect to previous proposals