The design of a novel single-clock-cycle 64-bit binary comparator is here proposed. It is based on a new parallel-prefix structure that allows an energy-delay-product ?26% lower than previous proposals to be reached, when implemented with the ST 90-nm 1-V CMOS process. The main innovation is that the switching activity of the internal signals of the circuit is significantly reduced.